2022-12-06 11:57:43 +08:00
|
|
|
/*
|
2024-09-30 12:54:33 +08:00
|
|
|
* SPDX-FileCopyrightText: 2022-2024 Espressif Systems (Shanghai) CO LTD
|
2022-12-06 11:57:43 +08:00
|
|
|
*
|
|
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "soc/parlio_periph.h"
|
|
|
|
#include "soc/gpio_sig_map.h"
|
|
|
|
|
|
|
|
const parlio_signal_conn_t parlio_periph_signals = {
|
|
|
|
.groups = {
|
|
|
|
[0] = {
|
|
|
|
.module = PERIPH_PARLIO_MODULE,
|
|
|
|
.tx_irq_id = ETS_PARL_IO_INTR_SOURCE,
|
|
|
|
.rx_irq_id = ETS_PARL_IO_INTR_SOURCE,
|
|
|
|
.tx_units = {
|
|
|
|
[0] = {
|
|
|
|
.data_sigs = {
|
|
|
|
PARL_TX_DATA0_IDX,
|
|
|
|
PARL_TX_DATA1_IDX,
|
|
|
|
PARL_TX_DATA2_IDX,
|
|
|
|
PARL_TX_DATA3_IDX,
|
|
|
|
PARL_TX_DATA4_IDX,
|
|
|
|
PARL_TX_DATA5_IDX,
|
|
|
|
PARL_TX_DATA6_IDX,
|
|
|
|
PARL_TX_DATA7_IDX,
|
|
|
|
PARL_TX_DATA8_IDX,
|
|
|
|
PARL_TX_DATA9_IDX,
|
|
|
|
PARL_TX_DATA10_IDX,
|
|
|
|
PARL_TX_DATA11_IDX,
|
|
|
|
PARL_TX_DATA12_IDX,
|
|
|
|
PARL_TX_DATA13_IDX,
|
|
|
|
PARL_TX_DATA14_IDX,
|
|
|
|
PARL_TX_DATA15_IDX,
|
|
|
|
},
|
|
|
|
.clk_out_sig = PARL_TX_CLK_OUT_IDX,
|
|
|
|
.clk_in_sig = PARL_TX_CLK_IN_IDX,
|
|
|
|
}
|
|
|
|
},
|
|
|
|
.rx_units = {
|
|
|
|
[0] = {
|
|
|
|
.data_sigs = {
|
|
|
|
PARL_RX_DATA0_IDX,
|
|
|
|
PARL_RX_DATA1_IDX,
|
|
|
|
PARL_RX_DATA2_IDX,
|
|
|
|
PARL_RX_DATA3_IDX,
|
|
|
|
PARL_RX_DATA4_IDX,
|
|
|
|
PARL_RX_DATA5_IDX,
|
|
|
|
PARL_RX_DATA6_IDX,
|
|
|
|
PARL_RX_DATA7_IDX,
|
|
|
|
PARL_RX_DATA8_IDX,
|
|
|
|
PARL_RX_DATA9_IDX,
|
|
|
|
PARL_RX_DATA10_IDX,
|
|
|
|
PARL_RX_DATA11_IDX,
|
|
|
|
PARL_RX_DATA12_IDX,
|
|
|
|
PARL_RX_DATA13_IDX,
|
|
|
|
PARL_RX_DATA14_IDX,
|
|
|
|
PARL_RX_DATA15_IDX,
|
|
|
|
},
|
|
|
|
.clk_out_sig = -1,
|
|
|
|
.clk_in_sig = PARL_RX_CLK_IN_IDX,
|
|
|
|
}
|
|
|
|
}
|
|
|
|
},
|
|
|
|
},
|
|
|
|
};
|
2024-09-30 12:54:33 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* PARLIO Registers to be saved during sleep retention
|
|
|
|
* - Configuration registers, e.g.: PARL_IO_RX_CFG0_REG, PARL_IO_RX_CFG1_REG, PARL_IO_TX_CFG0_REG, PARL_IO_TX_CFG1_REG, PARL_IO_CLK_REG
|
|
|
|
* - Interrupt enable registers, e.g.: PARL_IO_INT_ENA_REG
|
|
|
|
*/
|
|
|
|
#define PARLIO_RETENTION_REGS_CNT 6
|
|
|
|
#define PARLIO_RETENTION_REGS_BASE (DR_REG_PARL_IO_BASE + 0x0)
|
|
|
|
static const uint32_t parlio_regs_map[4] = {0x2f, 0x0, 0x100, 0x0};
|
|
|
|
static const regdma_entries_config_t parlio_regs_retention[] = {
|
|
|
|
// backup stage: save configuration registers
|
|
|
|
// restore stage: restore the configuration registers
|
2024-11-22 10:55:08 +08:00
|
|
|
[0] = {
|
|
|
|
.config = REGDMA_LINK_ADDR_MAP_INIT(REGDMA_PARLIO_LINK(0x00), \
|
|
|
|
PARLIO_RETENTION_REGS_BASE, PARLIO_RETENTION_REGS_BASE, \
|
|
|
|
PARLIO_RETENTION_REGS_CNT, 0, 0, \
|
|
|
|
parlio_regs_map[0], parlio_regs_map[1], \
|
|
|
|
parlio_regs_map[2], parlio_regs_map[3]), \
|
|
|
|
.owner = ENTRY(0) | ENTRY(2)
|
|
|
|
}, \
|
2024-09-30 12:54:33 +08:00
|
|
|
};
|
|
|
|
const parlio_reg_retention_info_t parlio_reg_retention_info[SOC_PARLIO_GROUPS] = {
|
|
|
|
[0] = {
|
|
|
|
.regdma_entry_array = parlio_regs_retention,
|
|
|
|
.array_size = ARRAY_SIZE(parlio_regs_retention),
|
|
|
|
.retention_module = SLEEP_RETENTION_MODULE_PARLIO0
|
|
|
|
},
|
|
|
|
};
|