mirror of
https://github.com/espressif/esp-idf
synced 2025-03-13 11:09:12 -04:00
test(esp_intr_dump): Fix the esp intr dump expected output because the changes happened in brownout
This commit is contained in:
parent
91cedfe89d
commit
5a7a9c0638
@ -2,7 +2,7 @@ CPU 0 interrupt status:
|
|||||||
Int Level Type Status
|
Int Level Type Status
|
||||||
0 * * Reserved
|
0 * * Reserved
|
||||||
1 * * Reserved
|
1 * * Reserved
|
||||||
2 1 Level Used: LP_RTC_TIMER
|
2 1 Level Shared: LP_RTC_TIMER
|
||||||
3 * * Reserved
|
3 * * Reserved
|
||||||
4 * * Reserved
|
4 * * Reserved
|
||||||
5 1 Level Used: CPU_FROM_CPU_0
|
5 1 Level Used: CPU_FROM_CPU_0
|
||||||
@ -33,4 +33,4 @@ CPU 0 interrupt status:
|
|||||||
30 * * Free
|
30 * * Free
|
||||||
31 * * Free
|
31 * * Free
|
||||||
Interrupts available for general use: 18
|
Interrupts available for general use: 18
|
||||||
Shared interrupts: 0
|
Shared interrupts: 1
|
||||||
|
@ -2,7 +2,7 @@ CPU 0 interrupt status:
|
|||||||
Int Level Type Status
|
Int Level Type Status
|
||||||
0 * * Reserved
|
0 * * Reserved
|
||||||
1 * * Reserved
|
1 * * Reserved
|
||||||
2 1 Level Used: LP_RTC_TIMER
|
2 1 Level Shared: LP_RTC_TIMER
|
||||||
3 * * Reserved
|
3 * * Reserved
|
||||||
4 * * Reserved
|
4 * * Reserved
|
||||||
5 1 Level Used: CPUFROM_CPU_0
|
5 1 Level Used: CPUFROM_CPU_0
|
||||||
@ -33,4 +33,4 @@ CPU 0 interrupt status:
|
|||||||
30 * * Free
|
30 * * Free
|
||||||
31 * * Free
|
31 * * Free
|
||||||
Interrupts available for general use: 18
|
Interrupts available for general use: 18
|
||||||
Shared interrupts: 0
|
Shared interrupts: 1
|
||||||
|
@ -1,10 +1,10 @@
|
|||||||
CPU 0 interrupt status:
|
CPU 0 interrupt status:
|
||||||
Int Level Type Status
|
Int Level Type Status
|
||||||
0 1 Level Used: CPU_INT_FROM_CPU_0
|
0 1 Level Used: LP_ANAPERI
|
||||||
1 1 Level Used: SYSTIMER_TARGET0
|
1 1 Level Used: CPU_INT_FROM_CPU_0
|
||||||
2 1 Level Used: TG0_WDT_LEVEL
|
2 1 Level Used: SYSTIMER_TARGET0
|
||||||
3 1 Level Used: UART0
|
3 1 Level Used: TG0_WDT_LEVEL
|
||||||
4 * * Free
|
4 1 Level Used: UART0
|
||||||
5 * * Free
|
5 * * Free
|
||||||
6 * * Reserved
|
6 * * Reserved
|
||||||
7 * * Free
|
7 * * Free
|
||||||
@ -66,4 +66,4 @@ CPU 1 interrupt status:
|
|||||||
29 * * Free
|
29 * * Free
|
||||||
30 * * Free
|
30 * * Free
|
||||||
31 * * Free
|
31 * * Free
|
||||||
Interrupts available for general use: 48
|
Interrupts available for general use: 47
|
||||||
|
Loading…
x
Reference in New Issue
Block a user