mirror of
https://github.com/espressif/esp-idf
synced 2025-03-09 17:19:09 -04:00
kconfig: refactor xtal freq kconfig to common configuration item
This commit is contained in:
parent
3652792f9d
commit
8cd7c30bc7
@ -42,13 +42,6 @@ __attribute__((weak)) void bootloader_clock_configure(void)
|
|||||||
|
|
||||||
if (esp_rom_get_reset_reason(0) != RESET_REASON_CPU0_SW || rtc_clk_apb_freq_get() < APB_CLK_FREQ) {
|
if (esp_rom_get_reset_reason(0) != RESET_REASON_CPU0_SW || rtc_clk_apb_freq_get() < APB_CLK_FREQ) {
|
||||||
rtc_clk_config_t clk_cfg = RTC_CLK_CONFIG_DEFAULT();
|
rtc_clk_config_t clk_cfg = RTC_CLK_CONFIG_DEFAULT();
|
||||||
#if CONFIG_IDF_TARGET_ESP32
|
|
||||||
clk_cfg.xtal_freq = CONFIG_ESP32_XTAL_FREQ;
|
|
||||||
#endif
|
|
||||||
#if CONFIG_IDF_TARGET_ESP32C2
|
|
||||||
clk_cfg.xtal_freq = CONFIG_ESP32C2_XTAL_FREQ;
|
|
||||||
#endif
|
|
||||||
/* For other chips, there is no XTAL_FREQ choice */
|
|
||||||
clk_cfg.cpu_freq_mhz = cpu_freq_mhz;
|
clk_cfg.cpu_freq_mhz = cpu_freq_mhz;
|
||||||
clk_cfg.slow_clk_src = rtc_clk_slow_src_get();
|
clk_cfg.slow_clk_src = rtc_clk_slow_src_get();
|
||||||
if (clk_cfg.slow_clk_src == SOC_RTC_SLOW_CLK_SRC_INVALID) {
|
if (clk_cfg.slow_clk_src == SOC_RTC_SLOW_CLK_SRC_INVALID) {
|
||||||
|
@ -576,13 +576,13 @@ void ble_rtc_clk_init(void)
|
|||||||
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, 1, 0, MODEM_CLKRST_LP_TIMER_SEL_8M_S);
|
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, 1, 0, MODEM_CLKRST_LP_TIMER_SEL_8M_S);
|
||||||
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, 1, 0, MODEM_CLKRST_LP_TIMER_SEL_RTC_SLOW_S);
|
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, 1, 0, MODEM_CLKRST_LP_TIMER_SEL_RTC_SLOW_S);
|
||||||
|
|
||||||
#ifdef CONFIG_ESP32C2_XTAL_FREQ_26
|
#ifdef CONFIG_XTAL_FREQ_26
|
||||||
// LP_TIMER_CLK_DIV_NUM -> 130
|
// LP_TIMER_CLK_DIV_NUM -> 130
|
||||||
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM, 129, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM_S);
|
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM, 129, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM_S);
|
||||||
#else
|
#else
|
||||||
// LP_TIMER_CLK_DIV_NUM -> 250
|
// LP_TIMER_CLK_DIV_NUM -> 250
|
||||||
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM, 249, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM_S);
|
SET_PERI_REG_BITS(MODEM_CLKRST_MODEM_LP_TIMER_CONF_REG, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM, 249, MODEM_CLKRST_LP_TIMER_CLK_DIV_NUM_S);
|
||||||
#endif // CONFIG_ESP32C2_XTAL_FREQ_26
|
#endif // CONFIG_XTAL_FREQ_26
|
||||||
|
|
||||||
// MODEM_CLKRST_ETM_CLK_ACTIVE -> 1
|
// MODEM_CLKRST_ETM_CLK_ACTIVE -> 1
|
||||||
// MODEM_CLKRST_ETM_CLK_SEL -> 0
|
// MODEM_CLKRST_ETM_CLK_SEL -> 0
|
||||||
|
@ -224,7 +224,7 @@ typedef struct {
|
|||||||
.coex_phy_coded_tx_rx_time_limit = DEFAULT_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_EFF, \
|
.coex_phy_coded_tx_rx_time_limit = DEFAULT_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_EFF, \
|
||||||
.dis_scan_backoff = NIMBLE_DISABLE_SCAN_BACKOFF, \
|
.dis_scan_backoff = NIMBLE_DISABLE_SCAN_BACKOFF, \
|
||||||
.esp_scan_filter_en = 0, \
|
.esp_scan_filter_en = 0, \
|
||||||
.main_xtal_freq = CONFIG_ESP32C2_XTAL_FREQ, \
|
.main_xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.config_magic = CONFIG_MAGIC, \
|
.config_magic = CONFIG_MAGIC, \
|
||||||
};
|
};
|
||||||
|
|
||||||
|
@ -192,11 +192,11 @@ extern "C" {
|
|||||||
|
|
||||||
#define BLE_LL_CONN_DEF_AUTH_PYLD_TMO_N (3000)
|
#define BLE_LL_CONN_DEF_AUTH_PYLD_TMO_N (3000)
|
||||||
|
|
||||||
#ifdef CONFIG_ESP32C2_XTAL_FREQ_26
|
#ifdef CONFIG_XTAL_FREQ_26
|
||||||
#define RTC_FREQ_N (40000) /* in Hz */
|
#define RTC_FREQ_N (40000) /* in Hz */
|
||||||
#else
|
#else
|
||||||
#define RTC_FREQ_N (32000) /* in Hz */
|
#define RTC_FREQ_N (32000) /* in Hz */
|
||||||
#endif // CONFIG_ESP32C2_XTAL_FREQ_26
|
#endif // CONFIG_XTAL_FREQ_26
|
||||||
|
|
||||||
#define BLE_LL_TX_PWR_DBM_N (0)
|
#define BLE_LL_TX_PWR_DBM_N (0)
|
||||||
|
|
||||||
|
@ -1,2 +1,2 @@
|
|||||||
CONFIG_IDF_TARGET="esp32c2"
|
CONFIG_IDF_TARGET="esp32c2"
|
||||||
CONFIG_ESP32C2_XTAL_FREQ_26=y
|
CONFIG_XTAL_FREQ_26=y
|
||||||
|
@ -103,7 +103,6 @@ menu "Hardware Settings"
|
|||||||
|
|
||||||
If you are seeing "flash read err, 1000" message printed to the
|
If you are seeing "flash read err, 1000" message printed to the
|
||||||
console after deep sleep reset, try increasing this value.
|
console after deep sleep reset, try increasing this value.
|
||||||
|
|
||||||
endmenu
|
endmenu
|
||||||
|
|
||||||
menu "RTC Clock Config"
|
menu "RTC Clock Config"
|
||||||
@ -168,7 +167,6 @@ menu "Hardware Settings"
|
|||||||
default 0x4000 if MMU_PAGE_SIZE_16KB
|
default 0x4000 if MMU_PAGE_SIZE_16KB
|
||||||
default 0x8000 if MMU_PAGE_SIZE_32KB
|
default 0x8000 if MMU_PAGE_SIZE_32KB
|
||||||
default 0x10000 if MMU_PAGE_SIZE_64KB
|
default 0x10000 if MMU_PAGE_SIZE_64KB
|
||||||
|
|
||||||
endmenu
|
endmenu
|
||||||
|
|
||||||
# Insert chip-specific HW config
|
# Insert chip-specific HW config
|
||||||
@ -193,4 +191,45 @@ menu "Hardware Settings"
|
|||||||
(e.g. SPI Flash write).
|
(e.g. SPI Flash write).
|
||||||
endmenu # GDMA Configuration
|
endmenu # GDMA Configuration
|
||||||
|
|
||||||
|
menu "Main XTAL Config"
|
||||||
|
choice XTAL_FREQ_SEL
|
||||||
|
prompt "Main XTAL frequency"
|
||||||
|
default XTAL_FREQ_40 if SOC_XTAL_SUPPORT_40M
|
||||||
|
help
|
||||||
|
This option selects the operating frequency of the XTAL (crystal) clock used to drive the ESP target.
|
||||||
|
The selected value MUST reflect the frequency of the given hardware.
|
||||||
|
|
||||||
|
Note: The XTAL_FREQ_AUTO option allows the ESP target to automatically estimating XTAL clock's
|
||||||
|
operating frequency. However, this feature is only supported on the ESP32. The ESP32 uses the
|
||||||
|
internal 8MHZ as a reference when estimating. Due to the internal oscillator's frequency being
|
||||||
|
temperature dependent, usage of the XTAL_FREQ_AUTO is not recommended in applications that operate
|
||||||
|
in high ambient temperatures or use high-temperature qualified chips and modules.
|
||||||
|
|
||||||
|
config XTAL_FREQ_24
|
||||||
|
depends on SOC_XTAL_SUPPORT_24M
|
||||||
|
bool "24 MHz"
|
||||||
|
config XTAL_FREQ_26
|
||||||
|
depends on SOC_XTAL_SUPPORT_26M
|
||||||
|
bool "26 MHz"
|
||||||
|
config XTAL_FREQ_32
|
||||||
|
depends on SOC_XTAL_SUPPORT_32M
|
||||||
|
bool "32 MHz"
|
||||||
|
config XTAL_FREQ_40
|
||||||
|
depends on SOC_XTAL_SUPPORT_40M
|
||||||
|
bool "40 MHz"
|
||||||
|
config XTAL_FREQ_AUTO
|
||||||
|
depends on SOC_XTAL_SUPPORT_AUTO_DETECT
|
||||||
|
bool "Autodetect"
|
||||||
|
endchoice
|
||||||
|
|
||||||
|
# rtc_xtal_freq_t enum in soc/rtc.h lists the XTAL frequencies can be supported
|
||||||
|
# SOC_XTAL_SUPPORT_XXX in soc_caps.h lists the XTAL frequencies already supported
|
||||||
|
config XTAL_FREQ
|
||||||
|
int
|
||||||
|
default 24 if XTAL_FREQ_24
|
||||||
|
default 26 if XTAL_FREQ_26
|
||||||
|
default 32 if XTAL_FREQ_32
|
||||||
|
default 40 if XTAL_FREQ_40
|
||||||
|
default 0 if XTAL_FREQ_AUTO
|
||||||
|
endmenu
|
||||||
endmenu
|
endmenu
|
||||||
|
@ -63,7 +63,7 @@ int esp_clk_apb_freq(void);
|
|||||||
* @brief Return frequency of the main XTAL
|
* @brief Return frequency of the main XTAL
|
||||||
*
|
*
|
||||||
* Frequency of the main XTAL can be either auto-detected or set at compile
|
* Frequency of the main XTAL can be either auto-detected or set at compile
|
||||||
* time (see CONFIG_ESP32_XTAL_FREQ_SEL sdkconfig option). In both cases, this
|
* time (see CONFIG_XTAL_FREQ_SEL sdkconfig option). In both cases, this
|
||||||
* function returns the actual value at run time.
|
* function returns the actual value at run time.
|
||||||
*
|
*
|
||||||
* @return XTAL frequency, in Hz
|
* @return XTAL frequency, in Hz
|
||||||
|
@ -24,33 +24,3 @@ config ESP32_REV_MIN
|
|||||||
default 1 if ESP32_REV_MIN_1
|
default 1 if ESP32_REV_MIN_1
|
||||||
default 2 if ESP32_REV_MIN_2
|
default 2 if ESP32_REV_MIN_2
|
||||||
default 3 if ESP32_REV_MIN_3
|
default 3 if ESP32_REV_MIN_3
|
||||||
|
|
||||||
choice ESP32_XTAL_FREQ_SEL
|
|
||||||
prompt "Main XTAL frequency"
|
|
||||||
default ESP32_XTAL_FREQ_40
|
|
||||||
help
|
|
||||||
ESP32 currently supports the following XTAL frequencies:
|
|
||||||
|
|
||||||
- 26 MHz
|
|
||||||
- 40 MHz
|
|
||||||
|
|
||||||
Startup code can automatically estimate XTAL frequency. This feature
|
|
||||||
uses the internal 8MHz oscillator as a reference. Because the internal
|
|
||||||
oscillator frequency is temperature dependent, it is not recommended
|
|
||||||
to use automatic XTAL frequency detection in applications which need
|
|
||||||
to work at high ambient temperatures and use high-temperature
|
|
||||||
qualified chips and modules.
|
|
||||||
config ESP32_XTAL_FREQ_40
|
|
||||||
bool "40 MHz"
|
|
||||||
config ESP32_XTAL_FREQ_26
|
|
||||||
bool "26 MHz"
|
|
||||||
config ESP32_XTAL_FREQ_AUTO
|
|
||||||
bool "Autodetect"
|
|
||||||
endchoice
|
|
||||||
|
|
||||||
# Keep these values in sync with rtc_xtal_freq_t enum in soc/rtc.h
|
|
||||||
config ESP32_XTAL_FREQ
|
|
||||||
int
|
|
||||||
default 0 if ESP32_XTAL_FREQ_AUTO
|
|
||||||
default 40 if ESP32_XTAL_FREQ_40
|
|
||||||
default 26 if ESP32_XTAL_FREQ_26
|
|
||||||
|
@ -95,7 +95,7 @@ void rtc_clk_init(rtc_clk_config_t cfg)
|
|||||||
|
|
||||||
rtc_xtal_freq_t est_xtal_freq = rtc_clk_xtal_freq_estimate();
|
rtc_xtal_freq_t est_xtal_freq = rtc_clk_xtal_freq_estimate();
|
||||||
if (est_xtal_freq != configured_xtal_freq) {
|
if (est_xtal_freq != configured_xtal_freq) {
|
||||||
ESP_HW_LOGW(TAG, "Possibly invalid CONFIG_ESP32_XTAL_FREQ setting (%dMHz). Detected %d MHz.",
|
ESP_HW_LOGW(TAG, "Possibly invalid CONFIG_XTAL_FREQ setting (%dMHz). Detected %d MHz.",
|
||||||
configured_xtal_freq, est_xtal_freq);
|
configured_xtal_freq, est_xtal_freq);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
@ -1,21 +0,0 @@
|
|||||||
config ESP32C2_XTAL_FREQ
|
|
||||||
int
|
|
||||||
default 40 if ESP32C2_XTAL_FREQ_40
|
|
||||||
default 26 if ESP32C2_XTAL_FREQ_26
|
|
||||||
|
|
||||||
choice ESP32C2_XTAL_FREQ_SEL
|
|
||||||
prompt "Main XTAL frequency"
|
|
||||||
default ESP32C2_XTAL_FREQ_40
|
|
||||||
help
|
|
||||||
ESP32-C2 currently supports the following XTAL frequencies:
|
|
||||||
|
|
||||||
- 26 MHz
|
|
||||||
- 40 MHz
|
|
||||||
|
|
||||||
This option must be set to the correct value for the given hardware.
|
|
||||||
|
|
||||||
config ESP32C2_XTAL_FREQ_40 # TODO: IDF-5488
|
|
||||||
bool "40 MHz"
|
|
||||||
config ESP32C2_XTAL_FREQ_26
|
|
||||||
bool "26 MHz"
|
|
||||||
endchoice
|
|
@ -298,8 +298,8 @@ rtc_xtal_freq_t rtc_clk_xtal_freq_get(void)
|
|||||||
{
|
{
|
||||||
uint32_t xtal_freq_mhz = clk_ll_xtal_load_freq_mhz();
|
uint32_t xtal_freq_mhz = clk_ll_xtal_load_freq_mhz();
|
||||||
if (xtal_freq_mhz == 0) {
|
if (xtal_freq_mhz == 0) {
|
||||||
ESP_HW_LOGW(TAG, "invalid RTC_XTAL_FREQ_REG value, assume %dMHz", CONFIG_ESP32C2_XTAL_FREQ);
|
ESP_HW_LOGW(TAG, "invalid RTC_XTAL_FREQ_REG value, assume %dMHz", CONFIG_XTAL_FREQ);
|
||||||
return CONFIG_ESP32C2_XTAL_FREQ;
|
return CONFIG_XTAL_FREQ;
|
||||||
}
|
}
|
||||||
return (rtc_xtal_freq_t)xtal_freq_mhz;
|
return (rtc_xtal_freq_t)xtal_freq_mhz;
|
||||||
}
|
}
|
||||||
|
@ -12,7 +12,7 @@
|
|||||||
* So the resolution of the systimer is 40MHz/2.5 = 16MHz, or 26MHz/2.5 = 10.4MHz.
|
* So the resolution of the systimer is 40MHz/2.5 = 16MHz, or 26MHz/2.5 = 10.4MHz.
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#if CONFIG_ESP32C2_XTAL_FREQ_40
|
#if CONFIG_XTAL_FREQ_40
|
||||||
uint64_t systimer_ticks_to_us(uint64_t ticks)
|
uint64_t systimer_ticks_to_us(uint64_t ticks)
|
||||||
{
|
{
|
||||||
return ticks / 16;
|
return ticks / 16;
|
||||||
@ -22,7 +22,7 @@ uint64_t systimer_us_to_ticks(uint64_t us)
|
|||||||
{
|
{
|
||||||
return us * 16;
|
return us * 16;
|
||||||
}
|
}
|
||||||
#elif CONFIG_ESP32C2_XTAL_FREQ_26
|
#elif CONFIG_XTAL_FREQ_26
|
||||||
uint64_t systimer_ticks_to_us(uint64_t ticks)
|
uint64_t systimer_ticks_to_us(uint64_t ticks)
|
||||||
{
|
{
|
||||||
return ticks * 5 / 52;
|
return ticks * 5 / 52;
|
||||||
@ -34,4 +34,4 @@ uint64_t systimer_us_to_ticks(uint64_t us)
|
|||||||
}
|
}
|
||||||
#else
|
#else
|
||||||
#error "Unsupported XTAL frequency by systimer"
|
#error "Unsupported XTAL frequency by systimer"
|
||||||
#endif // CONFIG_ESP32C2_XTAL_FREQ_xx
|
#endif // CONFIG_XTAL_FREQ_xx
|
||||||
|
@ -22,3 +22,8 @@ CONFIG_ESP32_SPIRAM_SUPPORT CONFIG_SPIRAM
|
|||||||
CONFIG_WIFI_LWIP_ALLOCATION_FROM_SPIRAM_FIRST CONFIG_SPIRAM_TRY_ALLOCATE_WIFI_LWIP
|
CONFIG_WIFI_LWIP_ALLOCATION_FROM_SPIRAM_FIRST CONFIG_SPIRAM_TRY_ALLOCATE_WIFI_LWIP
|
||||||
|
|
||||||
CONFIG_ESP32_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY
|
CONFIG_ESP32_DEEP_SLEEP_WAKEUP_DELAY CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY
|
||||||
|
|
||||||
|
CONFIG_ESP32_XTAL_FREQ_26 CONFIG_XTAL_FREQ_26
|
||||||
|
CONFIG_ESP32_XTAL_FREQ_40 CONFIG_XTAL_FREQ_40
|
||||||
|
CONFIG_ESP32_XTAL_FREQ_AUTO CONFIG_XTAL_FREQ_AUTO
|
||||||
|
CONFIG_ESP32_XTAL_FREQ CONFIG_XTAL_FREQ
|
||||||
|
@ -331,7 +331,7 @@ menu "ESP System Settings"
|
|||||||
int
|
int
|
||||||
prompt "UART console baud rate" if ESP_CONSOLE_UART_CUSTOM
|
prompt "UART console baud rate" if ESP_CONSOLE_UART_CUSTOM
|
||||||
depends on ESP_CONSOLE_UART
|
depends on ESP_CONSOLE_UART
|
||||||
default 74880 if ESP32C2_XTAL_FREQ_26
|
default 74880 if (IDF_TARGET_ESP32C2 && XTAL_FREQ_26)
|
||||||
default 115200
|
default 115200
|
||||||
range 1200 4000000 if !PM_ENABLE
|
range 1200 4000000 if !PM_ENABLE
|
||||||
range 1200 1000000 if PM_ENABLE
|
range 1200 1000000 if PM_ENABLE
|
||||||
|
@ -71,7 +71,9 @@ static const char *TAG = "clk";
|
|||||||
}
|
}
|
||||||
rtc_init(cfg);
|
rtc_init(cfg);
|
||||||
|
|
||||||
assert(rtc_clk_xtal_freq_get() == CONFIG_ESP32C2_XTAL_FREQ);
|
#ifndef CONFIG_XTAL_FREQ_AUTO
|
||||||
|
assert(rtc_clk_xtal_freq_get() == CONFIG_XTAL_FREQ);
|
||||||
|
#endif
|
||||||
|
|
||||||
bool rc_fast_d256_is_enabled = rtc_clk_8md256_enabled();
|
bool rc_fast_d256_is_enabled = rtc_clk_8md256_enabled();
|
||||||
rtc_clk_8m_enable(true, rc_fast_d256_is_enabled);
|
rtc_clk_8m_enable(true, rc_fast_d256_is_enabled);
|
||||||
|
@ -127,6 +127,18 @@ config SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL
|
|||||||
int
|
int
|
||||||
default 5
|
default 5
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_26M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_40M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_AUTO_DETECT
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_ADC_RTC_CTRL_SUPPORTED
|
config SOC_ADC_RTC_CTRL_SUPPORTED
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -122,7 +122,7 @@ typedef struct rtc_clk_config_s {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_AUTO, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 80, \
|
.cpu_freq_mhz = 80, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -96,6 +96,11 @@
|
|||||||
#endif // SOC_CAPS_ECO_VER < 2
|
#endif // SOC_CAPS_ECO_VER < 2
|
||||||
#define SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL (5U)
|
#define SOC_DPORT_WORKAROUND_DIS_INTERRUPT_LVL (5U)
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_26M 1
|
||||||
|
#define SOC_XTAL_SUPPORT_40M 1
|
||||||
|
#define SOC_XTAL_SUPPORT_AUTO_DETECT 1
|
||||||
|
|
||||||
/*-------------------------- ADC CAPS ----------------------------------------*/
|
/*-------------------------- ADC CAPS ----------------------------------------*/
|
||||||
/*!< SAR ADC Module*/
|
/*!< SAR ADC Module*/
|
||||||
#define SOC_ADC_RTC_CTRL_SUPPORTED 1
|
#define SOC_ADC_RTC_CTRL_SUPPORTED 1
|
||||||
|
@ -67,6 +67,14 @@ config SOC_SYSTIMER_SUPPORTED
|
|||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_26M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_40M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_ADC_DIG_CTRL_SUPPORTED
|
config SOC_ADC_DIG_CTRL_SUPPORTED
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -174,7 +174,7 @@ typedef struct {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_40M, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 80, \
|
.cpu_freq_mhz = 80, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -42,6 +42,10 @@
|
|||||||
#define SOC_SECURE_BOOT_SUPPORTED 1
|
#define SOC_SECURE_BOOT_SUPPORTED 1
|
||||||
#define SOC_SYSTIMER_SUPPORTED 1
|
#define SOC_SYSTIMER_SUPPORTED 1
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_26M 1
|
||||||
|
#define SOC_XTAL_SUPPORT_40M 1
|
||||||
|
|
||||||
/*-------------------------- ADC CAPS -------------------------------*/
|
/*-------------------------- ADC CAPS -------------------------------*/
|
||||||
/*!< SAR ADC Module*/
|
/*!< SAR ADC Module*/
|
||||||
#define SOC_ADC_DIG_CTRL_SUPPORTED 1
|
#define SOC_ADC_DIG_CTRL_SUPPORTED 1
|
||||||
|
@ -115,6 +115,10 @@ config SOC_MEMPROT_SUPPORTED
|
|||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_40M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_AES_SUPPORT_DMA
|
config SOC_AES_SUPPORT_DMA
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -177,7 +177,7 @@ typedef struct {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_40M, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 80, \
|
.cpu_freq_mhz = 80, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -57,6 +57,9 @@
|
|||||||
#define SOC_SECURE_BOOT_SUPPORTED 1
|
#define SOC_SECURE_BOOT_SUPPORTED 1
|
||||||
#define SOC_MEMPROT_SUPPORTED 1
|
#define SOC_MEMPROT_SUPPORTED 1
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_40M 1
|
||||||
|
|
||||||
/*-------------------------- AES CAPS -----------------------------------------*/
|
/*-------------------------- AES CAPS -----------------------------------------*/
|
||||||
#define SOC_AES_SUPPORT_DMA (1)
|
#define SOC_AES_SUPPORT_DMA (1)
|
||||||
|
|
||||||
|
@ -103,6 +103,10 @@ config SOC_SECURE_BOOT_SUPPORTED
|
|||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_32M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_AES_SUPPORT_DMA
|
config SOC_AES_SUPPORT_DMA
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -182,7 +182,7 @@ typedef struct {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_32M, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 32, \
|
.cpu_freq_mhz = 32, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -59,6 +59,8 @@
|
|||||||
#define SOC_FLASH_ENC_SUPPORTED 1
|
#define SOC_FLASH_ENC_SUPPORTED 1
|
||||||
#define SOC_SECURE_BOOT_SUPPORTED 1
|
#define SOC_SECURE_BOOT_SUPPORTED 1
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_32M 1
|
||||||
|
|
||||||
/*-------------------------- AES CAPS -----------------------------------------*/
|
/*-------------------------- AES CAPS -----------------------------------------*/
|
||||||
#define SOC_AES_SUPPORT_DMA (1)
|
#define SOC_AES_SUPPORT_DMA (1)
|
||||||
|
@ -143,6 +143,10 @@ config SOC_TOUCH_SENSOR_SUPPORTED
|
|||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_40M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_ADC_RTC_CTRL_SUPPORTED
|
config SOC_ADC_RTC_CTRL_SUPPORTED
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -170,7 +170,7 @@ typedef struct {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_40M, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 80, \
|
.cpu_freq_mhz = 80, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -75,6 +75,8 @@
|
|||||||
#define SOC_MEMPROT_SUPPORTED 1
|
#define SOC_MEMPROT_SUPPORTED 1
|
||||||
#define SOC_TOUCH_SENSOR_SUPPORTED 1
|
#define SOC_TOUCH_SENSOR_SUPPORTED 1
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_40M 1
|
||||||
|
|
||||||
/*-------------------------- ADC CAPS ----------------------------------------*/
|
/*-------------------------- ADC CAPS ----------------------------------------*/
|
||||||
/*!< SAR ADC Module*/
|
/*!< SAR ADC Module*/
|
||||||
|
@ -199,6 +199,10 @@ config SOC_TOUCH_SENSOR_SUPPORTED
|
|||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
|
||||||
|
config SOC_XTAL_SUPPORT_40M
|
||||||
|
bool
|
||||||
|
default y
|
||||||
|
|
||||||
config SOC_APPCPU_HAS_CLOCK_GATING_BUG
|
config SOC_APPCPU_HAS_CLOCK_GATING_BUG
|
||||||
bool
|
bool
|
||||||
default y
|
default y
|
||||||
|
@ -179,7 +179,7 @@ typedef struct {
|
|||||||
* Default initializer for rtc_clk_config_t
|
* Default initializer for rtc_clk_config_t
|
||||||
*/
|
*/
|
||||||
#define RTC_CLK_CONFIG_DEFAULT() { \
|
#define RTC_CLK_CONFIG_DEFAULT() { \
|
||||||
.xtal_freq = RTC_XTAL_FREQ_40M, \
|
.xtal_freq = CONFIG_XTAL_FREQ, \
|
||||||
.cpu_freq_mhz = 80, \
|
.cpu_freq_mhz = 80, \
|
||||||
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
.fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
|
||||||
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
.slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
|
||||||
|
@ -65,6 +65,9 @@
|
|||||||
#define SOC_MEMPROT_SUPPORTED 1
|
#define SOC_MEMPROT_SUPPORTED 1
|
||||||
#define SOC_TOUCH_SENSOR_SUPPORTED 1
|
#define SOC_TOUCH_SENSOR_SUPPORTED 1
|
||||||
|
|
||||||
|
/*-------------------------- XTAL CAPS ---------------------------------------*/
|
||||||
|
#define SOC_XTAL_SUPPORT_40M 1
|
||||||
|
|
||||||
/*-------------------------- SOC CAPS ----------------------------------------*/
|
/*-------------------------- SOC CAPS ----------------------------------------*/
|
||||||
#define SOC_APPCPU_HAS_CLOCK_GATING_BUG (1)
|
#define SOC_APPCPU_HAS_CLOCK_GATING_BUG (1)
|
||||||
|
|
||||||
|
@ -1118,10 +1118,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1122,10 +1122,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1122,10 +1122,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1119,10 +1119,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1119,10 +1119,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1119,10 +1119,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1117,10 +1117,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1119,10 +1119,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1119,10 +1119,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1121,10 +1121,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -1107,10 +1107,10 @@ CONFIG_RTC_CLK_SRC_INT_RC=y
|
|||||||
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
# CONFIG_RTC_CLK_SRC_INT_8MD256 is not set
|
||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
# CONFIG_ESP32_XTAL_FREQ_26 is not set
|
# CONFIG_XTAL_FREQ_26 is not set
|
||||||
# CONFIG_ESP32_XTAL_FREQ_AUTO is not set
|
# CONFIG_XTAL_FREQ_AUTO is not set
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
# CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE is not set
|
||||||
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
# CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS is not set
|
||||||
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
# CONFIG_ESP32_USE_FIXED_STATIC_RAM_SIZE is not set
|
||||||
|
@ -184,10 +184,10 @@ CONFIG_RTC_CLK_SRC_EXT_CRYS=
|
|||||||
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
CONFIG_RTC_CLK_CAL_CYCLES=1024
|
||||||
CONFIG_RTC_XTAL_BOOTSTRAP_CYCLES=100
|
CONFIG_RTC_XTAL_BOOTSTRAP_CYCLES=100
|
||||||
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
CONFIG_ESP_SLEEP_DEEP_SLEEP_WAKEUP_DELAY=2000
|
||||||
CONFIG_ESP32_XTAL_FREQ_40=y
|
CONFIG_XTAL_FREQ_40=y
|
||||||
CONFIG_ESP32_XTAL_FREQ_26=
|
CONFIG_XTAL_FREQ_26=
|
||||||
CONFIG_ESP32_XTAL_FREQ_AUTO=
|
CONFIG_XTAL_FREQ_AUTO=
|
||||||
CONFIG_ESP32_XTAL_FREQ=40
|
CONFIG_XTAL_FREQ=40
|
||||||
CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE=
|
CONFIG_ESP32_DISABLE_BASIC_ROM_CONSOLE=
|
||||||
CONFIG_ESP_TIMER_PROFILING=
|
CONFIG_ESP_TIMER_PROFILING=
|
||||||
CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS=
|
CONFIG_APP_COMPATIBLE_PRE_V2_1_BOOTLOADERS=
|
||||||
|
@ -1,2 +1,2 @@
|
|||||||
CONFIG_IDF_TARGET="esp32c2"
|
CONFIG_IDF_TARGET="esp32c2"
|
||||||
CONFIG_ESP32C2_XTAL_FREQ_26=y
|
CONFIG_XTAL_FREQ_26=y
|
||||||
|
@ -1,5 +1,5 @@
|
|||||||
# This config is split between targets since different component needs to be included
|
# This config is split between targets since different component needs to be included
|
||||||
CONFIG_IDF_TARGET="esp32c2"
|
CONFIG_IDF_TARGET="esp32c2"
|
||||||
CONFIG_ESP32C2_XTAL_FREQ_26=y
|
CONFIG_XTAL_FREQ_26=y
|
||||||
|
|
||||||
TEST_COMPONENTS=esp_timer
|
TEST_COMPONENTS=esp_timer
|
||||||
|
@ -1,3 +1,3 @@
|
|||||||
CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240=y
|
CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240=y
|
||||||
CONFIG_ESP32_XTAL_FREQ_AUTO=y
|
CONFIG_XTAL_FREQ_AUTO=y
|
||||||
CONFIG_SPI_FLASH_SHARE_SPI1_BUS=y
|
CONFIG_SPI_FLASH_SHARE_SPI1_BUS=y
|
||||||
|
@ -7,5 +7,5 @@
|
|||||||
"ESP32C3_IDF": "CONFIG_IDF_TARGET_ESP32C3=y"
|
"ESP32C3_IDF": "CONFIG_IDF_TARGET_ESP32C3=y"
|
||||||
"quad_psram": '{CONFIG_SPIRAM_MODE_QUAD=y} and {CONFIG_IDF_TARGET_ESP32S3=y}'
|
"quad_psram": '{CONFIG_SPIRAM_MODE_QUAD=y} and {CONFIG_IDF_TARGET_ESP32S3=y}'
|
||||||
"octal_psram": '{CONFIG_SPIRAM_MODE_OCT=y} and {CONFIG_IDF_TARGET_ESP32S3=y}'
|
"octal_psram": '{CONFIG_SPIRAM_MODE_OCT=y} and {CONFIG_IDF_TARGET_ESP32S3=y}'
|
||||||
"xtal_26mhz": '{CONFIG_ESP32C2_XTAL_FREQ_26=y} and {CONFIG_IDF_TARGET_ESP32C2=y}'
|
"xtal_26mhz": '{CONFIG_XTAL_FREQ_26=y} and {CONFIG_IDF_TARGET_ESP32C2=y}'
|
||||||
"xtal_40mhz": '{CONFIG_ESP32C2_XTAL_FREQ_40=y} and {CONFIG_IDF_TARGET_ESP32C2=y}'
|
"xtal_40mhz": '{CONFIG_XTAL_FREQ_40=y} and {CONFIG_IDF_TARGET_ESP32C2=y}'
|
||||||
|
Loading…
x
Reference in New Issue
Block a user