mirror of
https://github.com/espressif/esp-idf
synced 2025-03-10 01:29:21 -04:00
riscv: fix trigger add from trap handlers
This commit is contained in:
parent
a5091276e4
commit
b6b8b0bd1f
@ -132,7 +132,7 @@ FORCE_INLINE_ATTR void rv_utils_set_breakpoint(int bp_num, uint32_t bp_addr)
|
||||
/* The code bellow sets breakpoint which will trigger `Breakpoint` exception
|
||||
* instead transfering control to debugger. */
|
||||
RV_WRITE_CSR(tselect, bp_num);
|
||||
RV_WRITE_CSR(CSR_TCONTROL, TCONTROL_MTE);
|
||||
RV_WRITE_CSR(CSR_TCONTROL, TCONTROL_MPTE | TCONTROL_MTE);
|
||||
RV_WRITE_CSR(CSR_TDATA1, TDATA1_USER | TDATA1_MACHINE | TDATA1_EXECUTE);
|
||||
RV_WRITE_CSR(tdata2, bp_addr);
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user