C.S.M
|
bc80476411
|
fix(mspi): Refactor mspi ll/soc for c5 and c61
|
2024-08-15 15:08:56 +08:00 |
|
Cao Sen Miao
|
2e83fa1c69
|
refactor(spi_flash): Use new spi_flash register sturct and deperecate the old one
|
2024-01-08 09:59:22 +08:00 |
|
Cao Sen Miao
|
c147a6d022
|
fix(spi_flash): Fix spi_flash write fail on 26M C2(including OTA fail on this chip)
|
2023-09-07 17:30:15 +08:00 |
|
Cao Sen Miao
|
ed96dadd06
|
spi_flash: 2nd stage for supporting flash suspend. (1). Support more esp chips (2). Improve real-time performance (3). Making timing more stable (4) Add documents
|
2023-05-11 20:10:30 +08:00 |
|
Cao Sen Miao
|
4418a855ba
|
spi_flash: refactor the spi_flash clock configuration, and add support for esp32c2
|
2022-04-26 15:22:37 +08:00 |
|
Cao Sen Miao
|
08f1bbe0c7
|
spi_flash: fix cs line setup to make the flash driver more stable
|
2021-06-01 16:41:41 +08:00 |
|
Angus Gratton
|
66fb5a29bb
|
Whitespace: Automated whitespace fixes (large commit)
Apply the pre-commit hook whitespace fixes to all files in the repo.
(Line endings, blank lines at end of file, trailing whitespace)
|
2020-11-11 07:36:35 +00:00 |
|
Michael (XIAO Xufeng)
|
3bacf35310
|
esp_flash: support high capacity flash chips (32-bit address)
|
2020-10-29 18:20:11 +08:00 |
|
Marius Vikhammer
|
b2f390df01
|
hal: update link to HAL readme.md
The HAL readme was moved during refactoring, but links were not updated.
|
2020-09-11 15:48:08 +08:00 |
|
Michael (XIAO Xufeng)
|
5425ef4ee4
|
hal: extract hal component from soc component
|
2020-09-01 13:25:32 +08:00 |
|