blackbeard420/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf synced 2025-03-10 09:39:10 -04:00
Code Issues Projects Releases Wiki Activity
41,097 Commits 20 Branches 159 Tags
Commit Graph

952 Commits

Author SHA1 Message Date
Song Ruo Jing
192f01c65f fix(esp_system): hp periph clk should not be gated on core/system reset 2024-12-12 21:03:37 +08:00
Jiang Jiang Jian
023d772d90 Merge branch 'bugfix/chip823_pll_bug_v5.4' into 'release/v5.4' 
fix(H2):fix pll low temp bug(v5.4)

See merge request espressif/esp-idf!35242
 2024-11-29 10:47:55 +08:00
zlq
7a92f14df6 fix(H2):fix pll low temp bug 2024-11-27 17:46:10 +08:00
Laukik Hase
9d7a4e5917
change(bootloader): Map only the necessary length when fetching the app description struct 2024-11-21 15:12:55 +05:30
Mahavir Jain
07318a4987
feat(bootloader): add support to use MMU page size from app binary 
For the SoCs that support configurable MMU page size, it is possible
that the bootloader and application are built with different MMU page
size configuration. This mismatch is not supported at the moment and
application verification fails (at bootup or during OTA update).

Configuring MMU page size helps to optimize the flash space by having
smaller alignment and padding (secure) requirements. Please note that
the MMU page size is tied with the flash size configuration at the
moment (`ESPTOOLPY_FLASHSIZE_XMB`).

This MR ensures that application verification happens using the MMU page
size configured in its binary header. Thus, bootloader and application
can now have different MMU page sizes and different combinations shall
be supported.
 2024-11-21 15:11:38 +05:30
Aditya Patwardhan
82db0feab2 fix(security): Update key manager specific initializations for esp32c5 2024-10-28 11:13:43 +08:00
C.S.M
ad6f491459 patch(spi_flash): cleanup XMC flash chip usage according to new information 2024-10-18 10:26:26 +08:00
Jiang Jiang Jian
88317cff24 Merge branch 'feat/pwr_glitch_bringup_c5_c61' into 'master' 
feat(pwr_glitch): Add power glitch reset support on esp32c5, esp32c61

See merge request espressif/esp-idf!33032
 2024-10-15 14:15:49 +08:00
zhoupeng
858d0647e8 fix(pwr_glitch): Add Comment and only add power glitch reset support on esp32c5 ECO0 2024-10-09 11:08:38 +08:00
chaijie@espressif.com
e1423c53d5 feat(pwr_glitch): Add power glitch support on esp32c5/esp32c61 2024-10-08 11:44:21 +08:00
Konstantin Kondrashov
d5f37b526d feat(partitions): Adds new partition types and subtypes for bootloader and partition_table 2024-10-01 14:22:22 +03:00
Mahavir Jain
336f938110
fix(bootloader): self encryption workflow in bootloader not working on C5 
Added explicit wait for key manager state to be idle before configuring
the register for flash encryption key usage from efuse. This now ensures
that flash contents are encrypted using efuse programmed key.

Also refactored code a bit to move into target specific directory.
 2024-09-25 14:21:16 +05:30
C.S.M
75e2d77b26 feat(spi_flash): Add new xmc chip id 2024-09-23 19:06:23 +08:00
Mahavir Jain
a71e0fc028 Merge branch 'feature/enable_sha_support_for_esp32c61' into 'master' 
feat: enable support for sha peripheral in esp32c61

Closes IDF-9234

See merge request espressif/esp-idf!32830
 2024-09-20 13:22:14 +08:00
Sachin Billore
b4749b88d9 feat(APM): Add APM APIs for ESP32-C61 2024-09-19 11:07:42 +05:30
Konstantin Kondrashov
e8dab4c257 Merge branch 'feature/esp32c61_update_efuses' into 'master' 
feat(efuse): Updates efuse table for esp32c61

Closes IDF-11057 and IDF-9282

See merge request espressif/esp-idf!33436
 2024-09-12 01:20:20 +08:00
nilesh.kale
12fc7a677e feat: enable support for sha peripheral in esp32c61 2024-09-11 14:49:01 +05:30
wuzhenghui
05e74480f5
feat(esp_system): gate some clock by default to optmize esp32p4 active power 2024-09-11 10:53:00 +08:00
Konstantin Kondrashov
8539760e79 feat(efuse): Updates efuse table for esp32c61 2024-09-10 14:16:29 +03:00
Armando
9c81fe6114 fix(mspi): fixed mspi clock wrong on ram loadable app on c61, enable tests on c5 c61 2024-09-10 11:12:03 +08:00
Armando
42cf1d8867 fix(mspi): fixed mspi clock wrong on ram loadable app on c5 2024-09-10 11:12:02 +08:00
Armando
6933ba39bc fix(system): fixed ram loadable app on p4 2024-09-09 10:31:48 +08:00
Armando (Dou Yiwen)
5dff189341 Merge branch 'feat/xip_psram_c5' into 'master' 
psram: xip_psram support on c5/c61, also fixed cache writeback/invalidate not work issue on c61

Closes IDF-8688, IDF-9292, and IDF-11008

See merge request espressif/esp-idf!33265
 2024-09-06 10:39:57 +08:00
Armando
8842e5764f feat(psram): xip psram c5 2024-09-03 18:17:03 +08:00
wanckl
19c6e77a31 fix(mspi): collect mspi iomux pin macro from iomux_reg.h to spi_pins.h 2024-09-03 13:55:00 +08:00
Song Ruo Jing
b6916ca304 Merge branch 'bugfix/custom_console_uart_pins_c5_c61' into 'master' 
fix(uart): make custom console uart TX/RX pins same to the default console uart pins

See merge request espressif/esp-idf!33110
 2024-09-02 21:26:56 +08:00
Song Ruo Jing
8e53e91ec9 fix(uart): make custom console uart pins same to the default console uart pins 2024-09-02 15:24:29 +08:00
Aditya Patwardhan
d1c47835a2 fix(security): Fixed flash encryption for esp32p4 
The flash encryption on esp32p4 was broken due to some code related
    to key manager not being executed when key manager support was
    disabled on esp32p4 target.
    This commit fixes that behaviour
    Additionally, the atomic env enablement for
    key_mgr_ll_enable_peripheral_clock was fixed.
 2024-09-02 14:00:55 +08:00
Lou Tianhao
4393343ac9 fix(ci): some actions taken to pass ci 2024-08-29 14:15:41 +08:00
Kevin (Lao Kaiyao)
c9df77efbf Merge branch 'feature/check_efuse_blk_after_ota' into 'master' 
feat(bootloader): support to check efuse block revision

Closes IDF-10718

See merge request espressif/esp-idf!30772
 2024-08-26 23:26:58 +08:00
Marius Vikhammer
a04bedc4ce Merge branch 'bugfix/assert_ndebug' into 'master' 
feat(newlib): add option to disable eval of expression in assert() when NDEBUG set

Closes IDFGH-479 and IDFGH-8692

See merge request espressif/esp-idf!32887
 2024-08-26 15:42:31 +08:00
Marius Vikhammer
0d140f38ea fix(system): fixed warnings related to ununsed var if asserts disabled 2024-08-26 10:25:04 +08:00
laokaiyao
1c2f8b8ce0 feat(bootloader): support to check efuse block revision 
change(bootloader): remove ignore efuse check flag (temp)

change(bootloader): use int for the minimum efuse blk rev (temp)
 2024-08-26 10:02:31 +08:00
C.S.M
64c185d39b Merge branch 'feat/psram_bringup_c61' into 'master' 
feature(spiram): Bringup spiram for esp32c61, also flash, also .bss .noinit

Closes IDF-9293 and IDF-9294

See merge request espressif/esp-idf!32709
 2024-08-22 17:10:05 +08:00
C.S.M
8078ad7840 feat(brownout): Add brownout detector support on esp32c61 2024-08-22 11:26:30 +08:00
C.S.M
e76c2c4b53 feat(brownout): Add brownout detector support on esp32c5 2024-08-22 11:26:30 +08:00
C.S.M
fad2c740b1 feature(spi_flash): Promote the c61 mspi clock frequency from 40 to 80M 2024-08-22 10:58:50 +08:00
Mahavir Jain
2884ce0eac Merge branch 'contrib/github_pr_14398' into 'master' 
fix esp_secure_boot not compiling in C++ (GitHub PR)

Closes IDFGH-13503

See merge request espressif/esp-idf!32948
 2024-08-21 14:51:02 +08:00
0xFEEDC0DE64
82f0477dfd fix(esp32) esp_secure_boot not compiling in C++ 2024-08-19 13:27:49 +02:00
Song Ruo Jing
7b510049fb fix(ci): esp32 build failure due to bootloader size too large 2024-08-19 19:08:10 +08:00
C.S.M
bc80476411 fix(mspi): Refactor mspi ll/soc for c5 and c61 2024-08-15 15:08:56 +08:00
Nilesh Kale
6028332164 Merge branch 'feature/enable_secure_boot_in_esp32c61' into 'master' 
feat: enable secure boot feature for esp32c61

Closes IDF-9233

See merge request espressif/esp-idf!31420
 2024-08-13 19:23:53 +08:00
morris
001527e63b Merge branch 'feat/adding_esp32c61_gdma' into 'master' 
feat: c61 add gdma support

Closes IDF-9310, IDF-9311, and IDF-9315

See merge request espressif/esp-idf!32145
 2024-08-13 12:14:47 +08:00
Mahavir Jain
f38f77a7fc
fix(rng): avoid clearing PMU_PERIF_I2C_RSTB in random disable API for C6 
This configuration bit is required for ADC operation as well and hence
should not be cleared in the RNG API sequence.

Ideally, the ADC driver should take care of initializing this bit but
still the RNG layer change is required because of interleaved API usage
scenario described in following linked issue.

Closes https://github.com/espressif/esp-idf/issues/14124
Closes https://github.com/espressif/esp-idf/issues/14280
 2024-08-12 08:26:05 +05:30
hongshuqing
0c817d9238
fix(bootloader): update random disable api for ESP32-C5 2024-08-11 22:02:27 +05:30
igor.udot
a262df7c31 feat: c61 add gdma support 2024-08-09 10:12:40 +08:00
Hong Shu Qing
50df8480b4 Merge branch 'feature/esp32c61_rng_func_support' into 'master' 
feat(esp32c61): support rng api

See merge request espressif/esp-idf!32534
 2024-08-08 11:16:10 +08:00
morris
9716d9e5ca refactor(brownout): correct names comments in the LL driver 2024-08-07 10:46:57 +08:00
hongshuqing
e036a7b745 feat(bootloader): add rng support for ESP32-C61 2024-08-06 20:21:07 +08:00
Mahavir Jain
9b5137347d Merge branch 'fix/incorrect_config_name' into 'master' 
Fix encrypt image instead of the partition optimisation not being enabled

See merge request espressif/esp-idf!32517
 2024-08-05 15:37:25 +08:00