blackbeard420/esp-idf
1
0
Fork 0
mirror of https://github.com/espressif/esp-idf synced 2025-03-10 01:29:21 -04:00
Code Issues Projects Releases Wiki Activity
esp-idf/components/esp_system/port/soc
History
Gustavo Henrique Nihei 24484887a9 esp_system: Ensure TIMG0 clock is always enabled during normal operation 
If the TimerGroup 0 clock is disabled and then reenabled, the watchdog
registers (Flashboot protection included) will be re-enabled, and some
seconds later, will trigger an unintended reset.

Signed-off-by: Gustavo Henrique Nihei <gustavo.nihei@espressif.com>
2023-03-07 10:02:06 +08:00
..
esp32
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00
esp32c2
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00
esp32c3
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00
esp32h2
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00
esp32s2
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00
esp32s3
esp_system: Ensure TIMG0 clock is always enabled during normal operation
2023-03-07 10:02:06 +08:00