mirror of
https://github.com/espressif/esp-idf
synced 2025-04-08 07:40:08 -04:00
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.