mirror of
https://github.com/espressif/esp-idf
synced 2025-04-05 06:10:10 -04:00
bc74cf808d
This commit adds a Kconfig option, CONFIG_ULP_RISCV_INTERRUPT_ENABLE, to enable interrupts on the ULP RISC-V core on the esp32s2 and esp32s3.
11 lines
318 B
Plaintext
11 lines
318 B
Plaintext
# Enable ULP
|
|
CONFIG_ULP_COPROC_ENABLED=y
|
|
CONFIG_ULP_COPROC_TYPE_RISCV=y
|
|
CONFIG_ULP_COPROC_RESERVE_MEM=4096
|
|
CONFIG_ULP_RISCV_INTERRUPT_ENABLE=y
|
|
# Set log level to Warning to produce clean output
|
|
CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
|
|
CONFIG_BOOTLOADER_LOG_LEVEL=2
|
|
CONFIG_LOG_DEFAULT_LEVEL_WARN=y
|
|
CONFIG_LOG_DEFAULT_LEVEL=2
|