mirror of
https://github.com/espressif/esp-idf
synced 2025-04-07 23:30:11 -04:00
40 lines
1.1 KiB
C
40 lines
1.1 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2022-2024 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
/**
|
|
* @file regi2c_saradc.h
|
|
* @brief Register definitions for analog to calibrate initial code for getting a more precise voltage of SAR ADC.
|
|
*
|
|
* This file lists register fields of SAR, located on an internal configuration
|
|
* bus. These definitions are used via macros defined in regi2c_ctrl.h, by
|
|
* function in adc_ll.h.
|
|
*/
|
|
|
|
#define I2C_SAR_ADC 0X69
|
|
#define I2C_SAR_ADC_HOSTID 0
|
|
|
|
#define I2C_SARADC_TSENS_DAC 0x6
|
|
#define I2C_SARADC_TSENS_DAC_MSB 3
|
|
#define I2C_SARADC_TSENS_DAC_LSB 0
|
|
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_LSB 0
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_LSB_MSB 7
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_LSB_LSB 0
|
|
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_MSB 1
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_MSB_MSB 3
|
|
#define I2C_SAR_ADC_SAR1_INIT_CODE_MSB_LSB 0
|
|
|
|
#define I2C_SAR_ADC_ENT_VDD_GRP1 9
|
|
#define I2C_SAR_ADC_ENT_VDD_GRP1_MSB 4
|
|
#define I2C_SAR_ADC_ENT_VDD_GRP1_LSB 4
|
|
|
|
#define I2C_SAR_ADC_DTEST_VDD_GRP1 9
|
|
#define I2C_SAR_ADC_DTEST_VDD_GRP1_MSB 3
|
|
#define I2C_SAR_ADC_DTEST_VDD_GRP1_LSB 0
|