mirror of
https://github.com/espressif/esp-idf
synced 2025-04-08 07:40:08 -04:00
106 lines
2.9 KiB
C
106 lines
2.9 KiB
C
/*
|
|
* SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
|
|
*
|
|
* SPDX-License-Identifier: Apache-2.0
|
|
*/
|
|
|
|
#pragma once
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
/*
|
|
Configuration Set ID: 11
|
|
*/
|
|
|
|
/* 3.1 Basic Config Parameters */
|
|
#define OTG_MODE 0
|
|
#define OTG_ARCHITECTURE 2
|
|
#define OTG_SINGLE_POINT 0
|
|
#define OTG_ENABLE_LPM 0
|
|
#define OTG_EN_DED_TX_FIFO 1
|
|
#define OTG_EN_DESC_DMA 1
|
|
#define OTG_MULTI_PROC_INTRPT 1
|
|
|
|
/* 3.2 USB Physical Layer Interface Parameters */
|
|
#define OTG_HSPHY_INTERFACE 3
|
|
#define OTG_HSPHY_DWIDTH 2
|
|
#define OTG_FSPHY_INTERFACE 2
|
|
#define OTG_ENABLE_IC_USB 0
|
|
#define OTG_ENABLE_HSIC 0
|
|
#define OTG_I2C_INTERFACE 0
|
|
#define OTG_ULPI_CARKIT 1
|
|
#define OTG_ADP_SUPPORT 1
|
|
#define OTG_BC_SUPPORT 0
|
|
#define OTG_VENDOR_CTL_INTERFACE 1
|
|
|
|
/* 3.3 Device Endpoint Configuration Parameters */
|
|
#define OTG_NUM_EPS 15
|
|
#define OTG_NUM_IN_EPS 8
|
|
#define OTG_NUM_CRL_EPS 1
|
|
|
|
/* 3.4 Host Endpoint Configuration Parameters */
|
|
#define OTG_NUM_HOST_CHAN 16
|
|
#define OTG_EN_PERIO_HOST 1
|
|
|
|
/* 3.5 Endpoint Channel FIFO Configuration Parameters */
|
|
#define OTG_DFIFO_DEPTH 1024
|
|
#define OTG_DFIFO_DYNAMIC 1
|
|
#define OTG_RX_DFIFO_DEPTH 1024
|
|
#define OTG_TX_HNPERIO_DFIFO_DEPTH 1024
|
|
#define OTG_TX_HPERIO_DFIFO_DEPTH 1024
|
|
#define OTG_NPERIO_TX_QUEUE_DEPTH 4
|
|
#define OTG_PERIO_TX_QUEUE_DEPTH 4
|
|
|
|
/* 3.6 Additional Configuration Options Parameters */
|
|
#define OTG_TRANS_COUNT_WIDTH 17
|
|
#define OTG_PACKET_COUNT_WIDTH 8
|
|
#define OTG_RM_OPT_FEATURES 1
|
|
#define OTG_EN_PWROPT 1
|
|
#define OTG_SYNC_RESET_TYPE 0
|
|
#define OTG_EN_IDDIG_FILTER 1
|
|
#define OTG_EN_VBUSVALID_FILTER 1
|
|
#define OTG_EN_A_VALID_FILTER 1
|
|
#define OTG_EN_B_VALID_FILTER 1
|
|
#define OTG_EN_SESSIONEND_FILTER 1
|
|
#define OTG_EXCP_CNTL_XFER_FLOW 1
|
|
#define OTG_PWR_CLAMP 0
|
|
#define OTG_PWR_SWITCH_POLARITY 0
|
|
|
|
/* 3.7 Endpoint Direction Parameters */
|
|
#define OTG_EP_DIR_1 0
|
|
#define OTG_EP_DIR_2 0
|
|
#define OTG_EP_DIR_3 0
|
|
#define OTG_EP_DIR_4 0
|
|
#define OTG_EP_DIR_5 0
|
|
#define OTG_EP_DIR_6 0
|
|
#define OTG_EP_DIR_7 0
|
|
#define OTG_EP_DIR_8 0
|
|
#define OTG_EP_DIR_9 0
|
|
#define OTG_EP_DIR_10 0
|
|
#define OTG_EP_DIR_11 0
|
|
#define OTG_EP_DIR_12 0
|
|
#define OTG_EP_DIR_13 0
|
|
#define OTG_EP_DIR_14 0
|
|
#define OTG_EP_DIR_15 0
|
|
|
|
/* 3.8 Device Periodic FIFO Depth Parameters */
|
|
|
|
/* 3.9 Device IN Endpoint FIFO Depth Parameters */
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_0 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_1 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_2 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_3 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_4 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_5 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_6 512
|
|
#define OTG_TX_DINEP_DFIFO_DEPTH_7 512
|
|
|
|
/* 3.10 UTMI-To-UTMI Bridge Component Parameters */
|
|
#define DWC_U2UB_EN 0
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|