Align C6/H2/C5/C61 rtc_clk_cpu_freq_set_xtal behavior to other chips For PMU supported chips, powering down CPU PLL in sleep will be done by PMU, not sleep code