mirror of
https://github.com/espressif/esp-idf
synced 2025-03-10 17:49:10 -04:00
5276cd4f1d
Increase LP_UART_EMPTY_THRESH_DEFAULT value to 4. The original value could cause the FIFO become empty before filling next data into the FIFO when the buadrate is high. TX_DONE interrupt would raise before actual transmission complete in such case.