mirror of
https://github.com/espressif/esp-idf
synced 2025-04-15 03:00:11 -04:00
4230acb971
This commit adds a new example which demonstrates how the ULP RISC-V co-processor handles interrupts.
11 lines
243 B
Plaintext
11 lines
243 B
Plaintext
menu "ULP RISC-V Interrupt Example Configuration"
|
|
|
|
config EXAMPLE_GPIO_INT
|
|
int "GPIO interrupt pin"
|
|
range 0 21
|
|
default 0
|
|
help
|
|
GPIO number to trigger an interrupt on the ULP RISC-V core.
|
|
|
|
endmenu
|